Zntroduction: Nonlinear filters have been found effective in removing different types of noise from images. This is especially the case if the noise corrupting the image is not Gaussian andlor image details are not to be blurred. For this purpose, a number of order statistics based techniques have been proposed [ 11.
In this Letter we describe an extension to our work in [2] , where we first proposed the hybrid filter structure. Here, we present the results of a study into the performance of these new nonlinear rational type hybrid filters and describe a programmable hardware system for implementing them. Three order statistics subfdters are first computed in the first layer of the hybrid structure. The idea here is to remove impulsive type noise while causing minimal distortion in the image. Order statistics have been found to be very effective in such applications. The final layer of OSRH fdters is a rational function. The aim of the final layer, in addition to its detail preserving capability [3] , is to attenuate Gaussian type noise. The hybrid approach is therefore suitable for applications where both impulsive and Gaussian noise are expected.
Order statistics-rational hybrid filters: The output of an order statistics-hybrid rational filter (OSRHF), is the result of a rational function operating on three order statistics subfdters {Ql, Q2, Q3} and is given by
The set of coefficients c1 = [al, a,, a31r is used as weights for the subfilter outputs, while parameters p , h, and k are some positive constants. Parameter k plays an important role in rational fdtering as it is used to gauge the effect of the nonlinear term in the denominator.
In this Letter, the centre subfilter (a2) is a centre weighted median; the other two are bidirectional median subfilters. We used a = [l, -2, 1IT satisfying Zg1 ai = 0 and p = 2. The resulting filter is thus called a median-rational hybrid filter (MRHF), and is shown in Fig. la .
Since median filters have well-known eficient software and hardware implementations, we limit here our discussion to the hardware realisation of the rational operation.
Programmable hardware implementation: As can be seen from its structure, the MRHF could be split into two main sections: (i) a block with the three median filters, which involves sorting the incoming samples from the image; the results of these fdters are exact (ii) a block which realises the rational function and therefore requires some arithmetic function. Each of these sections presents some problem when it has to be implemented. In fact, the parameters used in the rational operator are not the results of a previous optimisation procedure. A programmable structure allows the user to explore different combinations and find the best tradeoff between noise attenuation and edge preservation among the tested operators. We used the differential cascode voltage switch logic (DCVSL) in the dynamic configuration. Fig. lb shows the static and dynamic configurations of this family where there is no direct path from ground to the power supply but for a short time during the switching. For our implementation we used the standard binary representation for median filters and the residue number system (RNS) [4] for the rational function. An RNS system is defined by a set of moduli ml, m2, ..., m,. An integer a can be represented in this system by means of the residues modulo m,: a = al, a2, ..., a, where a, = a mod m,. For this specific application we used three modules: ml = 15, m, = 31 and m3 = 32, therefore we can represent integers in the range [-7440, 74401 . Each module requires just three adders and the result is exact. The result of the rational operator in eqn. 1 uniquely depends on the sign of the numerator; we then simply store this sign bit and perform all the operations with unsigned (positive) numbers. This solution enables us to double the dynamic range and then to reduce the need for scaling. Fig. 2 shows the block diagram of the circuitry for the rational function. To calculate the numerator and denominator of eqn. 1, we developed a simple scaling algorithm for converting the RNS representation into the so called mixed radix system (MRS) representation. Given the set of modules {m,}!=], ,*, an integer a can be represented in the MRS as
where a, can be directly obtained from the residues m,. If we scale the number a by the module ml, we can write: a' = a h l = al/ml + a2 + a, m2. Since a, < ml the ratio allml < 1. Exploiting the features of the used set of modules, the residues of the scaled integer a' can be calculated as: a'l = (r + % + a3) mod ml, a', = (r + a,) mod m2, a'3 = (r + % -a3) mod m3. The parameter r is used to reduce the level of truncation errors introduced by the scaling (r =
MAE

MSE
0.1
Experimental results: To assess the performance of the proposed programmable hardware system we used different images mainly from the TUT image database [5] . Three corrupted test images were derived from the Bridge image in [5] , by adding to the original image i.i.d. noise having the following contaminated Gaussian probability distribution, v = (1 --h)N(O, on) + h N ( 0 , on/h ).
Three values of h were chosen 0.1, 0.2 and 1, and one set of images was formed with SNR = 3dB. For objective comparison, MAE and MSE criteria were used (Table 1) . These (Imp) were compared with the theoretical MRHF (Th), and the well known techniques, stack filters (Stack) and the rank-order morphological filters (ROMFs).
From Table 1 we can conclude that in most cases the implemented structure gives even better results than the theoretical structure due to the effects of rounding errors in the approximation of the rational function. The use of high speed and low power logic families enables us to obtain very good performances. The speed requirements for real time applications are variable depending on the image size and on the frame rate. For 1024 x 768 images at a frame rate of 50Hz a frequency of at least 40 MHz is required in order to perform all operations. The results obtained with the DCVS logic show that the rise and fall times for a complex gate are -1-1.511s. For instance, the gate performing the calculation of the carry chain has a rise time of 0.93811s and a fall time of 1.377ns. Such characteristics make it possible to satisfy real-time processing requirements. 
where pk is the mean of the differential sequence S,+k -s,: i = 1, 2, ..., N -k. According to the TH law, the relationship between ok with respect to k reflected in a log-log plot will be a straight line. Then H can be acquired by least-squares fitting, which is used as the feature in [3] . However, vessel noise could be approximated by, but never be given accurately, by fBm in practice. This means that the relationship between and logk is not as h e a r as for the ideal situation, which will result in high random fitting errors. Such errors being harmful to the stability of features should be avoided in any case. We therefore use the standard deviation of the differential sequence at some given step length as the feature because it is more stable than the fitting result of H in the case where the actual model slightly deviates from fBm.
Fractal dimension feature:
The fractal dimension is of high importance in describing the behaviour of fBm. We use the blanketcovering dimension as the feature, for it has the property that the computation of the fractal dimension is invariant to signal shifting in time and amplitude co-ordinates [6] . For a one dimensional digital signalfin): n = 0, 1, ..., N, choose a scale r to form an upper envelop U,(n) and a lower envelop L,(n), where 
